Array
(
    [zh-hans] => Array
        (
            [code] => zh-hans
            [id] => 59
            [native_name] => 简体中文
            [major] => 1
            [active] => 0
            [default_locale] => zh_CN
            [encode_url] => 0
            [tag] => zh-hans
            [translated_name] => Chinese (Simplified)
            [url] => https://etron.com/zh-hans/usb-30-host/
            [country_flag_url] => https://etron.com/wp-content/plugins/sitepress-multilingual-cms/res/flags/zh-hans.png
            [language_code] => zh-hans
        )

    [zh-hant] => Array
        (
            [code] => zh-hant
            [id] => 61
            [native_name] => 繁體中文
            [major] => 1
            [active] => 0
            [default_locale] => zh_TW
            [encode_url] => 0
            [tag] => zh-hant
            [translated_name] => Chinese (Traditional)
            [url] => https://etron.com/zh-hant/usb-30-host/
            [country_flag_url] => https://etron.com/wp-content/uploads/flags/Taiwan.png
            [language_code] => zh-hant
        )

    [en] => Array
        (
            [code] => en
            [id] => 1
            [native_name] => English
            [major] => 1
            [active] => 1
            [default_locale] => en_US
            [encode_url] => 0
            [tag] => en
            [translated_name] => English
            [url] => https://etron.com/usb-30-host/
            [country_flag_url] => https://etron.com/wp-content/plugins/sitepress-multilingual-cms/res/flags/en.png
            [language_code] => en
        )

)

English
- 简体中文
- 繁體中文

USB Host Controller ICs

Home » USB Host Controller ICs

The USB Host Controller ICs

A PCIe Gen2 to Universal Serial Bus 3.0 host controllers, which complies with PCIe Gen2 specification, USB3.0 specification and eXtensible Host Controller Interface (xHCI) 1.0.
It has a PCIe Gen2 x1 lane for the PC host system and two USB3.0 downstream ports, which provide SuperSpeed, HighSpeed, FullSpeed and LowSpeed signals for USB 3.0 compliant peripherals and existing USB 2.0/1.1 peripheral devices.

Features

Compliant with the PCI Express Base Specification Revision 2.0
Supports the PCI Bus Power Management Interface Specification Revision 1.2
Supports the SPI/I2C type ROM/flash
System clock uses either 25MHz crystal or external clock
3.3V for I/O power and 1.2V for core power

If grey-shaded in the table, indicates older generation products, NOT recommended for new designs

Product Name	PCIe Speed	USB Speed	Numbers of USB 3.0 ports	Numbers of PCIe Lane	Package Type	Body Size	Backward Compatible	Datasheet
EJ198	5Gb/s x2	5Gb/s	4	2	88-QFN	10mm x 10mm	USB 2.0, 1.1 and 1.0 versions	Contact Us
EJ188	5Gb/s	5Gb/s	4	1	88-QFN	10mm x 10mm	USB 2.0, 1.1 and 1.0 versions	Contact Us
EJ168	5Gb/s	5Gb/s	2	1	100-TQFP	14mm x 14mm	USB 2.0, 1.1 and 1.0 versions	Contact Us